

**METHOD AND SYSTEM FOR CLOCK/DATA RECOVERY FOR SELF-CLOCKED
HIGH SPEED INTERCONNECTS**

BACKGROUND OF THE INVENTION

5

1. Technical Field:

The present invention relates generally to an improved data processing system, and in particular to a method and system for managing data within a data processing system. More particularly, the present invention relates to the field of clock/data recovery for self-clocked high speed interconnects.

15 **2. Description of Related Art:**

Interconnect effects are critically important in the design and verification of integrated circuits. On-chip interconnects are typically modeled by linear resistive (R) and capacitive (C) elements. With the scaling of the Back-End-Of-the-Line (BEOL) interconnect processes, the effect of interconnect on circuit performance continues to increase. In case of global nets (i.e., nets connecting one macro to another macro), the interconnect delay may typically be much greater than the logic delay. Even among nets within a macro the interconnect delay may constitute a significant portion of the path delay (i.e., typically up to 25%).

High speed interconnections between processors or switch elements are one of the main bottlenecks to system performance today as system bandwidth requirements grow geometrically. Many factors contribute to this problem, for example, chip and packaging density, power dissipation, logic switching speeds, available low-noise analog circuit

technologies, and the like. As speeds increase the nonlinear loss mechanisms through the channel require more precise detection techniques involving sensitive analog circuits, such as phase-locked loops (PLLs), for recovery of the timing information and sampling of the data stream.

A PLL integrated in a mixed-signal environment containing other PLLs and many noise-producing digital circuits may have unpredictable degradation on performance. For example, a PLL integrated in a mixed-signal environment containing other PLLs may force fundamental or harmonic false-locking due to injection or other effects. In addition, bandwidth-preserving transmission such as non-return-to-zero (NRZ) with some form of run-length-limitation requires advanced clock recovery techniques due to low transition density and no component at the clock frequency.

With Manchester data transmission, a serial data stream contains both the clock and the data, with the position of the mid-bit transition representing the clock, and the direction of the transition representing the data. Manchester has bandwidth, error detection, and synchronization advantages over NRZ code. However, presently available Manchester clock and recovery systems use precise delay lines or one-shots which are difficult to integrate precisely using existing CMOS process technology.

Thus, it would be advantageous to have an improved method and system for clock/data recovery for self-clocked high speed interconnects.

SUMMARY OF THE INVENTION

5 The present invention provides a method and system for
clock/data recovery for self-clocked high speed
interconnects. A data signal is received and then
equalized. The equalized data signal then provides the
trigger to separate "ones" and "zeros" one-shots. The
equalized Manchester data signal is also integrated,
10 compared with a threshold value to determine the negative
and positive peaks of the data signal. Then after the
appropriate peak is determined, a mid-bit signal is sent as
input to a set-reset flip-flop which thereby outputs an
asynchronous recovered non-return to zero signal.

15 This asynchronous recovered non-return to zero signal then
provides an enable input to the "ones" one-shot and the
complementary asynchronous recovered non-return to zero
signal provides an enable input to the "zeros" one-shot.

20 The "ones" one-shot outputs a "ones" clock signal and
the "zeros" one-shot outputs a "zeros" clock signal. These
two signals are verified and a recovered clock out signal is
provided. The asynchronous recovered non-return to zero
signal is supplied to a data flip-flop along with the
recovered clock out signal and a constant and the result is
25 a synchronous recovered non-return to zero signal.

BRIEF DESCRIPTION OF THE DRAWINGS

5 The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives and advantages thereof, will best be understood by reference to the following detailed
10 description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figure 1 is a block diagram illustrating an exemplary data processing system in which the present invention may be implemented;

15 **Figure 2** illustrates an exemplary link containing an encoder, a channel, and a decoder in which the present invention may be implemented;

Figure 3 illustrates an exemplary encoder in which the present invention may be implemented;

20 **Figure 4** illustrates an exemplary simplified channel model utilizing an encoder generating complementary Manchester data, which is presented to the channel along with the NRZ source data in which the present invention may be implemented;

25 **Figures 5A and 5B** illustrate an exemplary block diagram for the clock data recovery (CDR) system in which the present invention may be implemented;

Figure 6 illustrates exemplary waveforms for the signals in the exemplary block diagram in **Figure 5** which
30 illustrates the clock data recovery (CDR) system in which the present invention may be implemented;

Figure 7 illustrates an exemplary equalizer utilizing

the combination of a RC differentiator with gain and a comparator in which the present invention may be implemented;

Figure 8 illustrates a comparison of power spectral density for non-return to zero Manchester transmission data to the transmission frequency of such data for which the present invention may be implemented;

Figure 9 illustrates an exemplary RC integrator which distinguishes the mid-bit transitions from the transitions at the bit boundaries in which the present invention may be implemented;

Figure 10 illustrates exemplary clock and synchronous NRZ data which may be generated using conditionally-triggered one-shots in which the present invention may be implemented; and

Figure 11 is a flowchart outlining an exemplary operation for performing the clock/data recovery for self-clocked high speed interconnect method according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Figure 1 is a block diagram illustrating an exemplary data processing system in which the present invention may be implemented. Data processing system **100** is an example of a client computer. Data processing system **100** employs a peripheral component interconnect (PCI) local bus architecture. Although the depicted example employs a PCI bus, other bus architectures such as Micro Channel and Industry Standard Architecture (ISA) may be used. Processor **102** and main memory **104** are connected to PCI local bus **106** through PCI bridge **108**. PCI bridge **108** also may include an integrated memory controller and cache memory for processor **102**. Additional connections to PCI local bus **106** may be made through direct component interconnection or through add-in boards. In the depicted example, local area network (LAN) adapter **110**, SCSI host bus adapter **112**, and expansion bus interface **114** are connected to PCI local bus **106** by direct component connection. In contrast, audio adapter **116**, graphics adapter **118**, and audio/video adapter **119** are connected to PCI local bus **106** by add-in boards inserted into expansion slots. Expansion bus interface **114** provides a connection for a keyboard and mouse adapter **120**, modem **122**, and additional memory **124**. SCSI host bus adapter **112** provides a connection for hard disk drive **126**, tape drive **128**, and CD-ROM drive **130**. Typical PCI local bus implementations will support three or four PCI expansion slots or add-in connectors.

An operating system runs on processor **102** and is used to coordinate and provide control of various components

within data processing system **100** in **Figure 1**. The operating system may be a commercially available operating system such as OS/2, which is available from International Business Machines Corporation. "OS/2" is a trademark of International Business Machines Corporation. Instructions for the operating system and applications or programs are located on storage devices, such as hard disk drive **126**, and may be loaded into main memory **104** for execution by processor **102**.

Those of ordinary skill in the art will appreciate that the hardware in **Figure 1** may vary depending on the implementation. Other internal hardware or peripheral devices, such as flash ROM (or equivalent nonvolatile memory) or optical disk drives and the like, may be used in addition to or in place of the hardware depicted in **Figure 1**.

Also, the processes of the present invention may be applied to a multiprocessor data processing system. For example, data processing system **100**, if optionally configured as a network computer, may not include SCSI host bus adapter **112**, hard disk drive **126**, tape drive **128**, and CD-ROM **130**, as noted by dotted line **132** in **Figure 1** denoting optional inclusion. In that case, the computer, to be properly called a client computer, must include some type of network communication interface, such as LAN adapter **110**, modem **122**, or the like. As another example, data processing system **100** may be a stand-alone system configured to be bootable without relying on some type of network communication interface, whether or not data processing system **100** comprises some type of network communication interface. As a further example, data processing system **100**

may be a Personal Digital Assistant (PDA) device which is configured with ROM and/or flash ROM in order to provide non-volatile memory for storing operating system files and/or user-generated data.

5 The depicted example in **Figure 1** and above-described examples are not meant to imply architectural limitations.

 The present invention provides a method and system for improved clock/data recovery for high-speed self-clocked interconnects. The self-clocked transmission system of the
10 present invention has many advantages over the prior art, such as, for example, eliminating the requirement for advanced clock and data recovery techniques, eliminating the need for using phase-locked loops or exotic filters (e.g., surface-acoustic-wave filters), reduces mixed-signal
15 coupling concerns (e.g., injection lock), potential power savings, reduced complexities inherent in phase-locked loops, improved migrateability, reduction of physical space requirements, and the like.

 A Manchester, also known as a biphaser or split-phase, type of encoding has been used in this example in which
20 mid-bit transitions are guaranteed for every bit. A rising mid-bit transition signifies a logic "1" and a falling mid-bit transition signifies a logic "0" and appropriate transitions at the bit boundaries to ensure the correct
25 mid-bit transitions.

 In a preferred embodiment of the present invention, when data is received via communications links to network computers using a communications unit, such as, for example, modem **122** in data processing system **100** in **Figure 1**, the
30 present invention detects mid-bit transitions in the Manchester data which may not have an edge transition immediately preceding the bit. In such a case, for an edge

transition to be absent, a "1" must be immediately preceded by a "0" or a "0" must be immediately preceded by a "1." In either situation either transmitted sequence may not force an edge transition between the two bits in the Manchester data stream. Once such a mid-bit transition is detected, the decoding operation may be accomplished using a clock data recovery system.

The received data is equalized and may provide a series of further input signals for the clock data recovery (CDR) system of the present invention. The equalized data signal may also be further processed by, for example, integration, and this integrated signal compared to a positive and negative threshold value to determine if a mid-bit transition exists for the portion of the data signal being processed. If a positive or negative mid-bit is detected, this detection may provide input to a bistable circuit component and the resulting bistable component output coupled with the equalized data signal may provide input to a plurality of monostable circuit components which may, in turn, output a recovered clock signal. A monostable circuit component provides a pulse of known height and known width in response to a trigger signal. Because the width of the pulse is predictable, the pulse's trailing edge may be used for timing purposes.

Figure 2 illustrates an exemplary link containing an encoder, a channel, and a decoder in which the present invention may be implemented. Decoder **262** may be attached to PCI local bus **106** which is a part of data processing system **100** in **Figure 1**.

In this example, encoder **202** performs the process of converting data into code or an analog signal into a digital signal and may be any type of encoder, such as, for example,

a Manchester encoder. In addition, a random data Manchester encoder may not be restricted to a differential or complementary type encoder. In this example, encoder **202** operates at 5Gbaud, although, encoder **202** may operate at other baud rates. Channel **224** is a transmission path on a data bus, such as, for example bus **106** in **Figure 1**. Decoder **262** changes a digital signal into an analog signal or into another type of digital signal and may be any type of decoder, such as, for example, a Manchester decoder.

In this example, the output from random data Manchester encoder **202**, includes Manchester out positive (+) output terminal **204**, Manchester out negative (-) output terminal **206**, NRZ source positive (+) output terminal **208**, and NRZ source negative (-) output terminal **210**. The combination of Manchester out positive (+) signal **216** and Manchester out negative (-) signal **218**, comprise Manchester source signal **212**, which may be transmitted to channel **224**. In addition, the combination of NRZ source positive (+) signal **220** and NRZ source negative (-) signal **222** comprise a NRZ source signal **214**, which also may be transmitted to channel **224**.

Furthermore, in this example, channel **224** includes inputs "in" **226**, "in1" **228**, "in2" **230**, and "in3" **232**. Channel **224** also contains outputs "out" **234**, "out1" **236**, "out2" **238**, and "out3" **240**. Manchester source signal **212** is transmitted from encoder **202** to channel **224**. Manchester out positive (+) signal **216** and Manchester out negative (-) signal **218** are received by channel **224** at inputs "in" **226** and "in1" **228**, respectively. Furthermore, NRZ source signal **214** is transmitted from encoder **202** to channel **224**. NRZ source positive (+) signal **220** and NRZ source negative (-)

signal **222** are received by channel **224** at inputs "in2" **230** and "in3" **232**, respectively. Received Manchester data signal **242** is transmitted from channel **224** via output "out" **234** and output signals **244**, **248**, and **252** are transmitted from "out1" **236**, "out2" **238**, and "out3" **240** to terminators **246**, **250**, and **254**, respectively. Terminators **246**, **250**, and **254** may be used, for example, for unused outputs. These terminators may be used to suppress error messages in the simulation process.

Additionally, in this example, Manchester decoder **262** contains inputs Manchester data in positive (+) terminal **264**, Manchester data in negative (-) terminal **266**, and reference terminal **268**. Manchester data in positive (+) terminal **264** receives Manchester data signal **242** from channel **224**. Manchester data in negative (-) terminal **266** and reference signal **268** are connected via connections **258** and **260** to ground **256**. Manchester decoder **262** also contains outputs terminals NRZ data out **270**, recovered clock out **272**, asynchronous recovered NRZ **274**, and mid-bit indicator **276**. The outputs from decoder **262** provide the signals needed for proper coordination and processing of data.

The data signal processing using encoder **202**, channel **224**, and decoder **262** is a way of receiving a data signal and processing the signal to provide needed outputs, such as, for example, signals from NRZ data out **270**, recovered clock out **272**, asynchronous recovered NRZ **274**, mid-bit indicator **276**, and the like.

Figure 3 illustrates an exemplary encoder in which the present invention may be implemented. In this example, a 5 Gbit/second random NRZ data stream may be used as the source for encoder **300**, which may be used in encoder **202** in **Figure**

2. Encoder **300** may modify a bit clock and random NRZ (non-return to zero) data to change frequency. The encoder may generate complementary Manchester data at 5Gbaud, which may be presented to a channel, such as, for example, channel **224** in **Figure 2**. The channel may be modeled with a double-pole at 2 GHz to provide a simple attenuation characteristic. If the 5 Gbaud signal is generated, mid-bit transitions may be delayed by 0.5 baud with respect to the non-return to zero data signal and the mid-bit transitions may occur at even times.

In this example, "2X" bit clock **302** with a frequency of 10 GHz emits "2X" bit clock signal **304**. "2X" bit clock **302** may emit a clock signal which may be twice the input bit clock signal. "2X" bit clock signal **304** is transmitted to data (D) flip-flop "Current level 1" **306** and is received at clock (CLK) input **310**. "2X" bit clock signal **304** is also transmitted to D flip-flop "Half-Baud time" **368** and D flip-flop "Out" **358**. D flip-flop "Current Level 1" **306** outputs bit clock signal **314** with a frequency of 5 GHz from complementary output (Qbar) **312** and bit clock signal **314** is transmitted to D flip-flop "Current Level" **316** and also provides feedback to "D" input **308** at D flip-flop "Current Level 1" **306**. Bit clock signal **314** is received at "CLK" input **320** at D flip-flop "Current level" **316**. D flip-flop "Current level" **318** also receives "Return Current Level" signal **376** at data (D) input **318**. D flip-flop "Current level" **316** outputs "Current Level" signal **324** from output (Q) **322** which is then transmitted to data bus **330**.

Data bus **330** also receives next bit (NB) NRZ signal **326** generated by random (uniform) non-return to zero (NRZ) data generator **328**. In addition, data bus **330** receives HB

(half-baud) signal **350** from "Half Baud time" D flip-flop **368**. Next bit (NB) non-return to zero (NRZ) signal **326** provides NRZ source positive (+) signal **346** at Manchester encoder **202** in **Figure 2** and is also transmitted to logical "NOT" operator **342**. Data bus **330** combines "Current Level" signal **324**, next bit (NB) non-return to zero (NRZ) signal **326**, and "Half-Baud" signal **350** and outputs signal **332** to combinational logic module **334**. In turn, combinational logic **334** outputs signal **336** to memory **338**. Then memory **338** outputs signal **340** to Out/Half-Baud bus **352**. Out/Half-baud bus **352** splits signal **340** from Memory **338** into two output signals **354** and **356**, signal **354** transmitted to D flip-flop "Out" **358** and signal **356** transmitted to D flip-flop "Half-Baud time" **368**.

D flip-flop "Out" **358** receives signal **354** from Out/Half-Baud bus **352** at "D" input **360** and "2X" bit clock signal **304** at "CLK" input **362**. D flip-flop "Out" **358** outputs signal **382** from "Q" output **364** and signal **386** from "Qbar" output **366**. The signal from "Q" output **364** provides Manchester out positive (+) signal **382** to an encoder, such as, for example, Manchester encoder **202** in **Figure 2** and Manchester out positive (+) signal **382** is also transmitted to provide input to logical "AND" operator **378**. The signal from "Qbar" output **366** provides Manchester out negative (-) signal **386** to an encoder, such as, for example, Manchester encoder **202** in **Figure 2**.

D flip-flop "Half-time baud" **368** receives signal **356** from Out/Half-Baud bus **352** at "D" input **370** and also receives "2X" bit clock signal **304** at "CLK" input **372**. D flip-flop "Half-Baud time" **368** outputs Half-Baud signal **350**

to data bus **330** which is also transmitted to provide input to logical "AND" operator **378**. The output signal from logical "AND" operator **378** is transmitted to memory "2" **380**, which in turn, provides "Return Current Level" signal **376** to
5 "D" input **318** at D flip-flop "Current Level" **316**.

The data signal produced from Manchester encoder **300** is then sent to provide input, for example, input to a channel, such as, for example, channel **224** in **Figure 2**.

Figure 4 illustrates an exemplary simplified channel
10 model utilizing an encoder generating complementary Manchester data, which is presented to the channel along with the NRZ source data in which the present invention may be implemented. The channel model illustrated in **Figure 4**, may be, for example, channel **224** in **Figure 2**. Manchester
15 data is presented to the channel along with the NRZ source data in which the present invention may be implemented. In this example, the channel is modeled with a double-pole at 2GHz to provide a simple attenuation characteristic. Terminals **402**, **406**, **410**, and **414** receive data, for example,
20 Manchester source data **212** and NRZ source data **214** in **Figure 2**. Then each respective transfer function processes the data, for example, transfer functions **418**, **420**, **422**, and **424** which may be written as:

25
$$\frac{1}{s^2 + 24s + 144}$$

Thereafter, the data is sent to output ports **404**, **408**, **412**, and **416** to provide output, such as, for example, outputs **242**, **244**, **248**, and **252** in **Figure 2**.

30 **Figures 5A** and **5B** illustrate an exemplary block diagram for the clock data recovery (CDR) system in which the

present invention may be implemented. The frequency spectrum for Manchester data is centered around the clock frequency but is significantly narrower than a NRZ spectrum or that for most run-length limited (RLL) codes (e.g., 8B/10B). Although the loss introduced by the channel increases with frequency, the range over which equalization is required for Manchester is significantly less than for the broader range NRZ and RLL codes.

In this example, Manchester data in positive (+) signal **502** and Manchester data in negative (-) signal **504** are transmitted to data node **508**. Reference data may be received at terminal **506** and may then be transmitted to terminator **514**. Terminator **514** may be similar to terminators **246**, **250**, and **254** in **Figure 2**. In this example, terminator **514** is not used but may be used for a single ended system. Manchester data in positive (+) signal **502** and Manchester data in negative (-) signal **504** are combined at data node **508** and the resulting output is received Manchester data signal **510**. Received Manchester data signal **510** is then transmitted to equalizer **512**. Equalizer **512** is used to reduce distortion and compensate for frequency dependent signal loss (attenuation) over long distances. Equalizer **512** processes the data and equalized Manchester data signal **524** is transmitted to RC integrator **516** and also to provide input to "Ones CLK" one-shot **556** and "Zeros CLK" one-shot **558**. "Ones CLK" one-shot **556** and "Zeros CLK" one-shot **558** produce an output pulse of a specified duration and height every time each respective one-shot is triggered.

Equalized Manchester data signal **524** is processed by resistive-capacitive (RC) integrator **516** and then integrated Manchester data signal **518** is transmitted to relational

"Greater Than" operator **526** and relational "Less Than" operator **528**. In addition to integrated Manchester data signal **518**, positive peak threshold **520** is transmitted to relational "Greater Than" operator **526**. Also, in addition to integrated Manchester data signal **518**, relational "Less Than" operator **528** receives negative peak threshold **522**.

Relational "Greater Than" operator **526** will analyze integrated Manchester data signal **518** from RC integrator **516** and output a data bit every time integrated Manchester data signal **518** reaches a predetermined value. For example, each time the integrated Manchester data signal **518** reaches a value above 80% of its expected peak value, a data bit is produced by relational "Greater Than" operator **526**. Likewise, relational "Less Than" operator **528** will analyze integrated Manchester data signal **518** and output a data bit every time integrated Manchester data signal **518** reaches a predetermined value, for example, less than 20% of its expected maximum negative peak value.

The resulting data bit from relational "Greater Than" operator **526** is mid-bit zero **530**. The resulting data bit from relational "Less Than" operator **528** is mid-bit one **532**. Each mid-bit zero data bit **530** is then transmitted to set-reset (S-R) flip-flop **538** and also transmitted to logical "OR" operator **534**. Likewise, each mid-bit one data bit **532** is transmitted to S-R flip-flop **538** and also transmitted to logical "OR" operator **534**. S-R flip-flop **538** receives each mid-bit zero **530** data bit at reset (R) input **542** and each mid-bit one data bit at set (S) input **540**. S-R Flip-Flop **538** then outputs asynchronous recovered NRZ signal **548** from "Q" output **544** and complementary asynchronous

recovered NRZ signal **550** from "Qbar" output **546**. Logical "OR" operator **534** produces mid-bit signal **536** to mid-bit indicator **552**. Asynchronous recovered NRZ signal **548** is transmitted to asynchronous recovered NRZ terminal **554**.

5 Asynchronous recovered NRZ signal **548** is also transmitted to "Ones CLK" one-shot **556** and D flip-flop **586**. Complementary asynchronous recovered NRZ signal **550** is transmitted to "Zeros CLK" one-shot **558**.

Asynchronous recovered NRZ signal **548** provides enable input **560** to "Ones CLK" one-shot **556**. Complementary asynchronous recovered NRZ signal **550** provides enable input **568** to "Zeros CLK" one-shot **558**. Equalized Manchester signal **524** provides trigger inputs **562** and **570** to "Ones CLK" one-shot **556** and "Zeros CLK" one-shot **558**, respectively.

15 Then "Ones CLK" one-shot **556** outputs "Ones CLK" signal **576** from positive edge one-shot **564**. "Zeros CLK" one-shot outputs "Zeros CLK" output **578** from negative edge one-shot **574**. Both "Ones CLK" signal **576** and "Zeros CLK" signal **578** are transmitted to logical "OR" operator **580**. Logical "OR" operator subsequently outputs "CLK" signal **582** and is transmitted to recovered clock out terminal **598** and is further transmitted to D flip-flop **586**.

20

D flip-flop **586** receives asynchronous recovered NRZ signal **548** at "D" input **588**, "CLK" signal **582** at "CLK" input **590**, and constant **584** at "CLKbar" **592**. D flip-flop **586** then outputs synchronous recovered NRZ signal **597** and it is transmitted to NRZ data out terminal **599**.

25

Figure 6 illustrates exemplary waveforms for the signals in the exemplary block diagram in **Figure 5** which illustrates the clock data recovery (CDR) system in which

30

the present invention may be implemented. The reference numbers in **Figure 6** refer to the respective data signals indicated in **Figure 5**. In this example, **Figure 6** shows waveform **600** which represents received Manchester data signal **510**. After received Manchester data signal **510** is equalized by equalizer **512**, the output, equalized Manchester data signal **524**, is represented by waveform **602**. Then equalized Manchester data signal **524** is integrated by integrator **516** and, the output, integrated Manchester data signal **518**, is represented by waveform **604**. After combining integrated Manchester data signal **518** with positive peak threshold **520** in relational operator **526**, the output, midbit zero signal **530**, is represented by waveform **608**. Likewise, after combining integrated Manchester data signal **518** with negative peak threshold **522** in relational operator **528**, the output, midbit one signal **532**, is represented by waveform **606**.

Then midbit zero signal **530** and midbit one signal **532** are combined in logical operator **534** and, the output, midbit indicator signal **536**, is represented by waveform **616**. Also, midbit zero signal **530** and midbit one signal **532** are input to S-R flip flop **538** and, the output, asynchronous recovered NRZ signal **548**, is represented by waveform **610**. "Ones CLK" signal output **576** and "Zeros CLK" signal output **578** are combined in logical operator **580** and, the output, "CLK" signal **582**, is represented by waveform **612**. Asynchronous recovered NRZ signal **548** and "CLK" signal **582** are input to D flip-flop **586** and, the output, synchronous recovered NRZ signal **597**, is represented by waveform **614**.

Figure 7 illustrates an exemplary equalizer utilizing

the combination of a RC differentiator with gain and a comparator in which the present invention may be implemented. The equalizer depicted in **Figure 7** may be, for example, equalizer **512** in **Figure 5A**.

5 In this example, a signal is received at "in" input **702** which may be, for example, received Manchester data signal **510** in **Figure 5A**. The data signal is then transmitted to RC differentiator **704**. RC differentiator **704** processes the signal and the processed signal is then transmitted to gain
10 element **710**. Gain element **710** amplifies the signal to a specified level, such as 10 in this example, and transmits the amplified signal to Sign element **712**. Sign element **712** may return a positive output signal value, for example, a "+1" for an input signal greater than or equal to zero and a
15 negative output signal value, for example, a "-1" for an input signal less than or equal to zero. After being processed by Sign element **712**, the signal is then transmitted to data node **714**. Data node **714** also receives constant input signal **716**. The signed amplified signal and
20 constant **716** are combined and the output is transmitted to Gain1 element **718** in which the signal may be decreased. The signal is then transmitted to terminal **720** to provide input. The input may be, for example, equalized Manchester data signal **524** or provide input to RC integrator **516** as in
25 **Figure 5A**.

Figure 8 illustrates a comparison of power spectral density for non-return to zero Manchester transmission data to the transmission frequency of such data for which the present invention may be implemented. The integrated
30 Manchester signal has its positive and negative peaks captured using conventional peak detectors and thresholds

are generated which are slightly less than and greater than these values, respectively. These offsets may be created as a proportion of the peak value using, for example, resistive dividers. These thresholds are used with the two

5 comparators to sense the mid-bit one transitions and mid-bit zero transitions as shown in **Figure 5A**. These mid-bit indications are asynchronous at this point since these comparators switch before the transition has actually occurred (i.e. at the peak value of the integrated signal).

10 An asynchronous NRZ signal, as shown in **Figure 6**, may be created using a S-R flip-flop, for example, the S-R flip-flop shown in **Figure 5A**. The clock and synchronous NRZ data signals, as shown in **Figure 6**, may be generated using conditionally triggered one-shots, for example, the
15 one-shots shown in **Figure 5B**. The duty cycle of these one-shots may not be crucial if only rising clock transitions are used for deserialization, eliminating the strong variation expected for the transport delays (e.g., inverter chains) due to the operation of the present
20 invention. Since transport delay has poor tolerance, only the edge which changes independently from the delay is used. The zero transition simply restores the state, readying the state for the next transition.

Figure 9 illustrates an exemplary RC integrator which
25 distinguishes the mid-bit transitions from the transitions at the bit boundaries in which the present invention may be implemented. The RC integrator as depicted in **Figure 9** may be, for example, RC integrator 516 in **Figure 5A**.

Distinguishing the mid-bit transitions from the transitions
30 at the bit boundaries may be accomplished by this RC integrator, a positive and negative peak detector, and two high-speed comparators. Only the mid-bit transitions

between a 1 and 0 (or 0 and 1) may be sensed with this approach.

In this example, a signal is received at terminal **902** which may be an equalized signal such as, for example, equalized Manchester data signal **524** in **Figure 5A**. This signal is then transmitted and processed by transfer function **904**, which may be written as:

$$y = \frac{1/(RC)}{s + 1/(RC)}$$

10. The processed signal is then transmitted to terminal **906** in which the signal may provide input. The input may be, for example, to a relational operator, such as, for example, relational operators **526** and **528** in **Figure 5A**.

Figure 10 illustrates an exemplary clock and synchronous NRZ data which may be generated using conditionally-triggered one-shots in which the present invention may be implemented. The one-shot depicted in **Figure 10** may be, for example, "Ones CLK" one-shot **556** and "Zeros CLK" one-shot **558** shown in **Figure 5B**.

- 20 In this example, enable terminal **1002** provides input to S-R flip-flop **1012**. In addition, S-R flip-flop **1012** receives an input signal from the output of memory **1042**. S-R flip-flop **1012** provides output signals to logical "AND" operator **1014** and logical "AND" operator **1032**.

- 25 Trigger terminal **1018** provides input to sense positive edge "NOT" operator **1020**, logical "AND" operator **1024**, sense negative edge "NOT" operator **1026**, and transport delay **1028**. Sense positive edge "NOT" operator **1020** provides an input signal to transport delay **1022**, which in turn provides an input signal to logical "AND" operator **1024**. Logical "AND" operator **1024** then provides an input signal to logical "AND"
- 30

operator **1014**. Both sense negative edge "NOT" operator **1026** and transport delay **1028** provide input signals to logical "AND" operator **1030**. Logical "AND" operator **1030** then provides an input signal to logical "AND" operator **1032**.

5 Logical "AND" operator **1032** then provides an input signal to logical "OR" operator **1034** and also sends a signal to negative edge one-shot terminal **1044**.

Logical "AND" operator **1014** takes both input signals from S-R flip-flop **1012** "Q" output **1008** and logical "AND" operator **1024** and outputs a signal to logical "OR" operator **1034** and provides an output to positive edge one-shot terminal **1016**. Logical "OR" operator **1034** then provides an input to sense negative edge "NOT" operator **1036** and transport delay **1040**. Both sense negative edge "NOT" operator **1036** and transport delay **1040** provide an input to logical "AND" operator **1038** which in turn provides an input to memory **1042**. Memory **1042** then provides the input to S-R flip-flop **1012** at "R" input **1006**.

Figure 11 is a flowchart outlining an exemplary operation for performing the clock/data recovery for self-clocked high speed interconnect method according to the present invention. The method illustrated in **Figure 11** may be performed by a clock data recovery (CDR) system, such as, for example, clock data recovery system **500** in **Figures 5A** and **5B**.

The operation begins with receiving Manchester data (step **1100**) and transmitting the Manchester data to an equalizer (step **1102**). The Manchester data is equalized (step **1104**) and the resulting equalized signal is transmitted to a RC integrator (step **1106**) and also provides

a "Trigger" input to a "Ones CLK" one-shot (step **1138**) and a "Trigger" input to a "Zeros CLK" one-shot (step **1140**). The equalized signal sent to the RC integrator (step **1106**) is integrated (step **1108**) and then transmitted to a relational operator to sense the positive peak of the signal (step **1110**) and an relational operator to sense the negative peak of the signal (step **1112**).

Then, a determination is made as to whether or not the positive peak of the signal is greater than a predetermined threshold (step **1114**). If it is determined that the peak is not greater than the predetermined positive peak threshold (step **1114:NO**), the operation terminates. Otherwise, if the positive peak is greater than the predetermined threshold (step **1114:YES**), a mid-bit zero is returned (step **1118**). Likewise, a determination is made as to whether or not the negative peak of the signal is less than a predetermined threshold (step **1116**). If it is determined that the negative peak is not less than the predetermined threshold (step **1116:NO**), the operation terminates. If it is determined that the negative peak is less than the predetermined threshold (step **1116:YES**), a mid-bit one is returned (step **1120**).

The resulting mid-bit zero or mid-bit one are then transmitted to provide further input for the operation. The mid-bit zero or the mid-bit one is transmitted to provide input to a S-R flip-flop (steps **1122** and **1124**) and a logical "OR" operator (step **1126**). For either the mid-bit zero or the mid-bit one transmitted to the logical "OR" operator (step **1126**), it is determined as to whether or not either of the transmitted mid-bits are a zero or a one (step **1128**). If it is determined that neither of the midbits is a zero or

a one (step **1128:NO**), the operation terminates. Otherwise, if it is determined that either of the midbits is a zero or a one (step **1128:YES**), a mid-bit indicator is output (step **1130**). The mid-bit zero is transmitted and also provides

5 "Reset" input to the S-R flip-flop (step **1122**). The mid-bit one is transmitted and also provides "Set" input to the S-R flip-flop (step **1124**). The S-R flip-flop then outputs an asynchronous recovered NRZ signal (step **1134**) and a complementary asynchronous recovered NRZ signal (step **1132**).

10 The asynchronous recovered signal provides "D" input to a D flip-flop (step **1136**). In addition, the asynchronous recovered NRZ signal is transmitted and provides an "Enable" input to a "Ones CLK" one-shot (step **1142**). The complementary asynchronous recovered NRZ signal is

15 transmitted and provides an "Enable" input to a "Zeros CLK" one-shot (step **1144**).

The "Ones CLK" one-shot then provides a positive edge "Ones CLK" signal (step **1146**) and the "Zeros CLK" one-shot provides a negative edge "Zeros CLK" signal (step **1148**).

20 Both the "Ones CLK" signal and the "Zeros CLK" signal are transmitted to a logical "OR" operator (step **1150**) and then it is determined as to whether or not either of the transmitted signals is a "Ones CLK" or a "Zeros CLK" signal (step **1152**). If it is determined that neither of the

25 signals is either a "Ones CLK" or a "Zeros CLK" (step **1152:NO**), the operation terminates. Otherwise, if it is determined that either of the signals is a "Ones CLK" or a "Zeros CLK" (step **1152:YES**), the output is a recovered clock out signal (step **1154**). The recovered clock out signal is

30 then transmitted and provides "CLK" input to a D flip-flop (step **1156**). The D flip-flop takes the "D" input (step

1136), the "CLK" input (step 1156) and a predetermined constant "CLKbar" input (step 1158) and outputs a synchronous recovered NRZ signal (step 1160).

Thus, the present invention provides an improved method and system for clock/data recovery for self-clocked high speed interconnects. The present invention will eliminate the requirement for advanced clock and data recovery techniques using phase locked loops (PLLs) or exotic surface-acoustic-wave (SAW) filters. The present invention receives data for mid-bit transitions in a data signal which may not have an edge transition immediately preceding the bit. The received data is then equalized and may provide a series of further input signals for the clock data recovery (CDR) system of the present invention. Thus, the present invention improves on prior clock data recovery systems using precise delay-lines or one-shots which are difficult to integrate precisely using existing CMOS process technology speeds much lower than those supported by existing technology.

It is important to note that while the present invention has been described in the context of a fully functioning data processing system, those of ordinary skill in the art will appreciate that the processes of the present invention are capable of being distributed in the form of a computer readable medium of instructions and a variety of forms and that the present invention applies equally regardless of the particular type of signal bearing media actually used to carry out the distribution. Examples of computer readable media include recordable-type media such as a floppy disc, a hard disk drive, a RAM, and CD-ROMs and transmission-type media such as digital and analog communication links.

The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations
5 will be apparent to those of ordinary skill in the art.

This embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with
10 various modifications as are suited to the particular use contemplated.

11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 264